View MAX8794ETBT_4243558.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description the max8794 ddr linear regulator sources and sinks up to 3a peak (typ) using internal n-channel mosfets. this linear regulator delivers an accurate 0.5v to 1.5v output from a low-voltage power input (v in = 1.1v to 3.6v). the max8794 uses a separate 3.3v bias supply to power the control circuitry and drive the internal n-channel mosfets. the max8794 provides current and thermal limits to pre- vent damage to the linear regulator. additionally, the max8794 generates a power-good (pgood) signal to indicate that the output is in regulation. during startup, pgood remains low until the output is in regulation for 2ms (typ). the internal soft-start limits the input surge current. the max8794 pow ers the active-ddr termination bus that requires a tracking input reference. the max8794 can also be used in low-power chipsets and graphics processor cores that require dynamically adjustable output voltages. the max8794 is available in a 10-pin, 3mm x 3mm, tdfn package. applications notebook/desktop computers ddr memory termination active termination buses graphics processor core supplies chipset/ram supplies as low as 0.5v features ? internal power mosfets with current limit (3a typ) ? fast load-transient response ? external reference input with reference output buffer ? 1.1v to 3.6v power input ? 15mv (max) load-regulation error ? thermal-fault protection ? shutdown input ? power-good window comparator with 2ms (typ) delay ? small, low-profile, 10-pin, 3mm x 3mm tdfn package ? ceramic or polymer output capacitors max8794 low-voltage ddr linear regulator ________________________________________________________________ maxim integrated products 1 ordering information out in outs agnd pgnd v out = v tt v in (1.1v to 3.6v) v bias (2.7v to 3.6v) v ddq (2.5v or 1.8v) v refout = v ttr refout max8794 v cc pgood shdn refin typical operating circuit 19-0584; rev 1; 10/07 for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. evaluation kit available part temp range pin- package top mark pkg code max8794etb+ -40 c to +85 c 10 tdfn (3mm x 3mm) asw t1033-1 shdn outs pgood out pgnd agnd refin v cc tdfn 3mm x 3mm top view 1 2 3 4 5 in refout max8794 + 10 9 8 7 6 pin configuration + denotes a lead-free package.
max8794 low-voltage ddr linear regulator 2 _______________________________________________________________________________________ absolute maximum ratings electrical characteristics (v in = 1.8v, v cc = 3.3v, v refin = v outs = 1.25v, shdn = v cc , circuit of figure 1, t a = -40 c to +85 c, unless otherwise noted. typical values are at t a = +25 c.) (note 1) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. in to pgnd............................................................-0.3v to +4.3v out to pgnd ..............................................-0.3v to (v in + 0.3v) outs to agnd ............................................-0.3v to (v in + 0.3v) v cc to agnd.........................................................-0.3v to +4.3v refin, refout, shdn , pgood to agnd...-0.3v to (v cc + 0.3v) pgnd to agnd .....................................................-0.3v to +0.3v refout short circuit to agnd .................................continuous out continuous rms current 100s ................................................................................ 1.6a 1s ....................................................................................?.5a continuous power dissipation (t a = +70?) 10-pin 3mm x 3mm tdfn (derated 24.4mw/ c above +70?)...........................1951mw operating temperature range max8794etb...................................................-40? to +85? junction temperature ......................................................+150? storage temperature range .............................-65? to +150? lead temperature (soldering, 10s) .................................+300? parameter symbol conditions min typ max units v in power input 1.1 3.6 input voltage range v cc bias supply 2.7 3.6 v quiescent supply current (v cc )i cc load = 0, v refin > 0.45v 0.7 1.3 ma shdn = gnd, v refin > 0.45v 350 600 shutdown supply current (v cc )i cc ( shdn ) shdn = gnd, refin = gnd 50 100 ? quiescent supply current (v in )i in load = 0 0.4 10 ma shutdown supply current (v in )i in ( shdn ) shdn = gnd 0.1 10 ? t a = +25? -4 0 +4 feedback-voltage error v outs refin to outs, i out = 200ma t a = -40? to +85? -6 +6 mv load-regulation error -1a i out +1a -15 +15 mv line-regulation error 1.4v v in 3.3v, i out = 100ma 1 mv outs input bias current i outs -1 +1 ? output output adjust range 0.5 1.5 v high-side mosfet (source) (i out = 0.1a) 0.10 0.169 out on-resistance low-side mosfet (sink) (i out = -0.1a) 0.10 0.20 output current slew rate c out = 100?, i out = 0.1a to 2a 3 a/? out power-supply rejection ratio psrr 10hz < f < 10khz, i out = 200ma, c out = 100? 80 db out to outs resistance r outs 12 k discharge mosfet on- resistance r discharge shdn = gnd 8
max8794 low-voltage ddr linear regulator _______________________________________________________________________________________ 3 note 1: limits are 100% production tested at t a = +25 c. limits over the operating temperature range are guaranteed through cor- relation using statistical-quality-control (sqc) methods. electrical characteristics (continued) (v in = 1.8v, v cc = 3.3v, v refin = v outs = 1.25v, shdn = v cc , circuit of figure 1, t a = -40 c to +85 c, unless otherwise noted. typical values are at t a = +25 c.) (note 1) parameter symbol conditions min typ max units reference refin voltage range v refin 0.5 1.5 v refin input bias current i refin -1 +1 ? refin undervoltage-lockout voltage rising edge, hysteresis = 75mv 0.35 0.45 v refout voltage v refout v cc = 3.3v, i refout = 0 v refin - 0.01 v refin v refin + 0.01 v refout load regulation v refout i refout = 5ma -20 +20 mv fault detection thermal-shutdown threshold t shdn rising edge, hysteresis = 15? +165 ? v cc undervoltage-lockout threshold v uvlo rising edge, hysteresis = 100mv 2.45 2.55 2.65 v in undervoltage-lockout threshold rising edge, hysteresis = 55mv 0.9 1.1 v current-limit threshold i limit 1.8 3 4.2 a soft-start current-limit time t ss 200 ? inputs and outputs pgood lower trip threshold with respect to feedback threshold, hysteresis = 12mv -200 -150 -100 mv pgood upper trip threshold with respect to feedback threshold, hysteresis = 12mv 100 150 200 mv pgood propagation delay t pgood outs forced 25mv beyond pgood trip threshold 51035s pgood startup delay startup rising edge, outs within 100mv of the feedback threshold 2 3.5 ms pgood output low voltage i sink = 4ma 0.3 v pgood leakage current i pgood outs = refin (pgood high impedance), pgood = v cc + 0.3v 1a logic high 2.0 shdn logic input threshold logic low 0.8 v shdn logic input current shdn = v cc or gnd -1 +1 ?
max8794 low-voltage ddr linear regulator 4 _______________________________________________________________________________________ 0.84 0.94 0.92 0.90 0.88 0.86 0.96 -3 3 -2 -1 0 1 2 output load regulation max8794 toc01 i out (a) v out (v) v refin = 0.9v v in = 1.5v v in = 1.25v 1.20 1.26 1.24 1.22 1.28 1.30 -3 3 -2 -1 0 1 2 output load regulation max8794 toc02 i out (a) v out (v) v refin = 1.25v v in = 1.8v v in = 1.5v 0 2.5 2.0 1.5 1.0 0.5 3.0 1.0 1.5 2.0 2.5 3.0 maximum output current vs. input voltage max8794 toc03 input voltage (v) maximum output current (a) dropout voltage limited thermally limited v out = 1.25v v out = 0.9v bias current (i cc ) vs. input voltage (v in ) max8794 toc05 v in (v) i cc (ma) 3.0 2.5 1.5 2.0 1.0 0.5 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 0 3.5 v out = 1.25v dropout input uvlo bias current (i cc ) vs. load current (i out ) max8794 toc06 i out (a) i cc (ma) 1 0 -1 0.2 0.4 0.6 0.8 1.0 1.2 1.4 0 -2 2 v in = 1.5v v out = 1.25v v out = 0.90v entering dropout power ground current (i pgnd ) vs. source load current (i out ) max8794 toc07 i out (a) i pgnd (ma) 1.5 1.0 0.5 0.05 0.10 0.15 0.20 0.25 0 02.0 v out = 1.25v v out = 0.90v v in = 1.5v entering dropout input current (i in ) vs. sink load current (i out ) max8794 toc08 i out (a) i in (ma) -0.5 -1.0 -1.5 1 2 3 4 5 6 7 0 -2.0 0 v in = 1.5v v out = 0.90v v out = 1.25v 0 0.30 0.25 0.20 0.15 0.10 0.05 0 0.5 1.0 1.5 2.0 2.5 3.0 dropout voltage vs. output current max8794 toc09 output current (a) dropout voltage (v) v out = 1.25v v out = 0.9v typical operating characteristics (circuit of figure 1. t a = +25?, unless otherwise noted.) input current (i in ) vs. input voltage (v in ) max8794 toc04 v in (v) i in ( a) 3.0 2.5 2.0 1.5 1.0 0.5 50 100 150 200 250 0 03.5 v out = 1.25v v out = 0.90v
max8794 low-voltage ddr linear regulator _______________________________________________________________________________________ 5 shutdown waveform max8794 toc12 100 s/div 5v 0v 0v 4v 2v 1v 0v v out pgood shdn r load = 100 source load transient max8794 toc13 20.0 s/div 1a 1mv/div 0a v out ac-coupled i out source/sink load transient max8794 toc14 4.00 s/div +1.5a 5mv/div -1.5a v out ac-coupled i out line transient max8794 toc15 40 s/div 3.3v 0.9v 1.5v v in (1v/div) v out (10mv/div) ac-coupled i out = 100ma typical operating characteristics (continued) (circuit of figure 1. t a = +25?, unless otherwise noted.) -20 -15 -10 -5 0 5 10 15 20 -10 -5 0 5 10 refout voltage error vs. refout load current max8794 toc10 refout load current (ma) refout voltage error (mv) startup waveform max8794 toc11 500 s/div 5v 0v 0v 4v 0v 1.25v pgood v out shdn
max8794 low-voltage ddr linear regulator 6 _______________________________________________________________________________________ typical operating characteristics (continued) (circuit of figure 1. t a = +25?, unless otherwise noted.) dynamic output-voltage transient max8794 toc16 20.0 s/div 2.5v 0.9v 0.9v 1.8v 1.2v 1.2v v refout v ddq v out v in = 1.5v dynamic output-voltage transient max8794 toc17 20.0 s/div 2.5v 0.9v 0.9v 1.8v 1.2v 1.2v v refout v ddq v out v in = 1.8v sink current-limit distribution max8794 toc18 sink current limit (a) sample percentage (%) -2.5 -3.0 -3.5 10 20 30 40 50 0 -4.0 -2.0 sample size = 200 +25 c +85 c source current-limit distribution max8794 toc19 source current limit (a) sample percentage (%) 3.5 3.0 2.5 10 20 30 40 50 0 2.0 4.0 sample size = 200 +25 c +85 c
max8794 low-voltage ddr linear regulator _______________________________________________________________________________________ 7 pin name function 1 refout buffered reference output. the output of the unity-gain reference input buffer sources and sinks over 5ma. bypass refout to agnd with a 0.33? or greater ceramic capacitor. 2v cc analog supply input. connect to the system supply voltage (+3.3v). bypass v cc to agnd with a 1? or greater ceramic capacitor. 3 agnd analog ground. connect the backside pad to agnd. 4 refin external reference input. refin sets the output regulation voltage (v outs = v refin ). 5 pgood open-drain power-good output. pgood is low when the output voltage is more than 150mv (typ) above or below the regulation point, during soft-start, and when shut down. 2ms after the output reaches the regulation voltage during startup, pgood becomes high impedance. 6 outs output sense input. the outs regulation level is set by the voltage at refin. connect outs to the remote ddr termination bypass capacitors. outs is internally connected to out through a 12k resistor. 7 shdn shutdown control input. connect to v cc for normal operation. connect to analog ground to shut down the linear regulator. the reference buffer remains active in shutdown. 8 pgnd power ground. internally connected to the output sink mosfet. 9 out output of the linear regulator 10 in power input. internally connected to the output source mosfet. pin description
max8794 low-voltage ddr linear regulator 8 _______________________________________________________________________________________ max8794 soft- start uvlo in input 1.1v to 3.6v out v tt 12k 8 pgnd outs en en gm agnd refout refin v cc 3.3v bias supply off on v ddq v ttr power- good shdn pgood refin +150mv refin -150mv thermal shdn delay logic figure 2. functional diagram detailed description the max8794 is a low-voltage, low-dropout ddr termi- nation linear regulator with an external bias supply input and a buffered reference output (see figures 1 and 2). v cc is powered by a 2.7v to 3.6v supply that is commonly available in laptop and desktop computers. the 3.3v bias supply drives the gate of the internal pass transistor, while a lower voltage input at the drain of the transistor (in) is regulated to provide v out . by using separate bias and power inputs, the max8794 can drive an n-channel high-side mosfet and use a lower input voltage to provide better efficiency. the max8794 regulates its output voltage to the volt- age at refin. when used in ddr applications as a ter- mination supply, the max8794 delivers 1.25v or 0.9v at 3a peak (typ) from an input voltage of 1.1v to 3.6v. the max8794 sinks up to 3a peak (typ) as required in a ter- mination supply. the max8794 provides shoot-through protection, ensuring that the source and sink mosfets do not conduct at the same time, yet produces a fast source-to-sink load transient. out in agnd pgnd v out = v tt = v ddq / 2 c in2 10 f c out1 100 f c1 1.0 f r3 100k off v ddq on r2 10k 3.3v bias supply v in = 1.1v to 3.6v power-good r1 10k v refout = v ttr c refout 0.33 f refout max8794 v cc pgood shdn refin c refin 1000pf outs figure 1. standard application circuit
max8794 low-voltage ddr linear regulator _______________________________________________________________________________________ 9 the max8794 features an open-drain pgood output that transitions high 2ms after the output initially reach- es regulation. pgood goes low within 10? of when the output goes out of regulation by 150mv. the max8794 features current- and thermal-limiting circuitry to prevent damage during fault conditions. 3.3v bias supply (v cc ) the v cc input powers the control circuitry and provides the gate drive to the pass transistor. this improves effi- ciency by allowing v in to be powered from a lower sup- ply voltage. power v cc from a well-regulated 3.3v supply. current drawn from the v cc supply remains rel- atively constant with variations in v in and load current. bypass v cc with a 1? or greater ceramic capacitor as close to the device as possible. v cc undervoltage lockout (uvlo) the v cc input uvlo circuitry ensures that the regulator starts up with adequate voltage for the gate-drive cir- cuitry to bias the internal pass transistor. the uvlo threshold is 2.55v (typ). v cc must remain above this level for proper operation. power-supply input (in) in provides the source current for the linear regulator? output, out. in connects to the drain of the internal n-channel power mosfet. in can be as low as 1.1v, minimizing power dissipation. the input uvlo prohibits operation below 0.8v (typ). bypass in with a 10? or greater capacitor as close to the device as possible. reference input (refin) the max8794 regulates outs to the voltage set at refin, making the max8794 ideal for memory applica- tions where the termination supply must track the sup- ply voltage. typically, refin is set by an external resistive voltage-divider connected to the memory sup- ply (v ddq ) as shown in figure 1. the maximum output voltage of 1.5v is limited by the gate-drive voltage of the internal n-channel power transistor. buffered reference output (refout) refout is a unity-gain transconductance amplifier that generates the ddr reference supply. it sources and sinks greater than 5ma. the reference buffer is typically connected to ceramic bypass capacitors (0.33? to 1.0?). refout is active when v refin > 0.45v and v cc is above v uvlo . refout is independent of shdn . shutdown drive shdn low to disable the error amplifier, gate- drive circuitry, and pass transistor (figure 2). in shut- down, out is terminated to gnd with an 8 mosfet. refout is independent of shdn . connect shdn to v cc for normal operation. current limit the max8794 features source and sink current limits to protect the internal n-channel mosfets. the source- and-sink mosfets have a typical 3a current limit (1.8a min). this current limit prevents damage to the internal power transistors, but the device can enter thermal shutdown if the power dissipation increases the die temperature above +165 c (see the thermal-overload protection section). soft-start current limit soft-start gradually increases the internal source current limit to reduce input surge currents at startup. full- source current limit is available after the 200? soft-start timer has expired. the soft-start current limit is given by: where i limit and t ss are from the electrical charac- teristics. figure 3 shows the max8794 pgood and soft-start waveform. thermal-overload protection thermal-overload protection prevents the linear regulator from overheating. when the junction temperature exceeds +165?, the linear regulator and reference buffer are disabled, allowing the device to cool. normal operation resumes once the junction temperature cools by 15 c. continuous short-circuit conditions result in a pulsed output until the overload is removed. a continuous thermal-overload condition results in a pulsed output. for continuous operation, do not exceed the absolute maxi- mum junction-temperature rating of +150?. i it t limit ss limit ss () =
max8794 low-voltage ddr linear regulator 10 ______________________________________________________________________________________ power-good (pgood) the max8794 provides an open-drain pgood output that goes high 2ms (typ) after the output initially reach- es regulation during startup. pgood transitions low 10? after the output goes out of regulation by 150mv, or when the device enters shutdown. connect a pullup resistor from pgood to v cc for a logic-level output. use a 100k resistor to minimize current consumption. applications information dynamic output-voltage transitions by changing the voltage at refin, the max8794 can be used in applications that require dynamic output- voltage changes between two set points (graphics processors). figure 4 shows a dynamically adjustable resistive voltage-divider network at refin. using an external signal mosfet, a resistor can be switched in and out of the refin resistor-divider, changing the volt- age at refin. the two output voltages are determined by the following equations: () () vv r rr vv rr rrr out low ref out high ref = + ? ? ? ? ? ? = + () ++ () ? ? ? ? ? ? ? ? 2 12 23 123 max8794 refin r2 r1 c refin r3 reference voltage (v ref ) v out(high) (r2 + r3) r1 + (r2 + r3) v out(low) v out(high) = r2 r1 + r2 v out(low) = v ref v ref ( ) figure 4. dynamic output-voltage change figure 3. max8794 pgood and soft-start waveforms power-good window current limit out pgood 10 s propagation delay 2ms startup delay 10 s propagation delay 200 s output overload condition shdn
max8794 low-voltage ddr linear regulator ______________________________________________________________________________________ 11 for a step-voltage change at refin, the rate of change of the output voltage is limited by the total output capacitance, the current limit, and the load during the transition. adding a capacitor across refin and agnd filters noise and controls the rate of change of the refin voltage during dynamic transitions. with the additional capacitance, the refin voltage slews between the two set points with a time constant given by r eq x c refin , where r eq is the equivalent parallel resistance seen by the slew capacitor. operating region and power dissipation the maximum power dissipation of the max8794 depends on the thermal resistance of the 10-pin tdfn package and the circuit board, the temperature differ- ence between the die and ambient air, and the rate of airflow. the power dissipated in the device is: p src = i src x (v in ?v out ) p sink = i sink x v out the resulting maximum power dissipation is: where t j(max) is the maximum junction temperature (+150?), t a is the ambient temperature, jc is the thermal resistance from the die junction to the package case, and ca is the thermal resistance from the case through the pc board, copper traces, and other materi- als to the surrounding air. for optimum power dissipa- tion, use a large ground plane with good thermal contact to the backside pad, and use wide input and output traces. when 1in 2 of copper is connected to the device, the maximum allowable power dissipation of a 10-pin tdfn package is 1951mw. the maximum power dissipation is derated by 24.4mw/? above t a = +70?. extra copper on the pc board increases thermal mass and reduces thermal resistance of the board. refer to the max8794 evaluation kit for a layout example. the max8794 delivers up to 3a and operates with input voltages up to 3.6v, but not simultaneously. high output currents can only be achieved when the input-output differential voltages are low (figure 5). dropout operation a regulator? minimum input-to-output voltage differen- tial (dropout voltage) determines the lowest usable sup- ply voltage. because the max8794 uses an n-channel pass transistor, the dropout voltage is a function of the drain-to-source on-resistance (r ds(on) = 0.25 max) multiplied by the load current (see the typical operating characteristics ): v dropout = r ds(on) x i out for low output-voltage applications, the sink current is limited by the output voltage and the r ds(on) of the mosfet. input capacitor selection bypass in to pgnd with a 10? or greater ceramic capacitor. bypass v cc to agnd with a 1? ceramic capacitor for normal operation in most applications. typically, the ldo is powered from the output of a step-down controller (memory supply) that has addi- tional bulk capacitance (polymer or tantalum) and dis- tributed ceramic capacitors. output capacitor selection the max8794 output stability is independent of the out- put capacitance for c out from 10? to 220?. capacitor esr between 2m and 50m is needed to maintain stability. within the recommended capaci- tance and esr limits, the output capacitor should be chosen to provide good transient response: i out(p-p) x esr = v out(p-p) where i out(p-p) is the maximum peak-to-peak load- current step (typically equal to the maximum source load plus the maximum sink load), and v out(p-p) is the allowable peak-to-peak voltage tolerance. using larger output capacitance can improve efficiency in applications where the source and sink currents change rapidly. the capacitor acts as a reservoir for the rapid source and sink currents, so no extra current is supplied by the max8794 or discharged to ground, improving efficiency. p tt dis max j max a jc ca () () = + - ? 0 1.0 0.5 2.0 1.5 3.0 2.5 3.5 0 1.0 1.5 0.5 2.0 2.5 3.0 3.5 safe operating region input-output differential voltage (v) maximum output current (a) maximum current limit t a = +100 c t a = 0 c to +70 c dropout voltage limited v in(max) - v out(min) figure 5. power operating region?aximum output current vs. input-output differential voltage
max8794 low-voltage ddr linear regulator 12 ______________________________________________________________________________________ noise, psrr, and transient response the max8794 operates with low-dropout voltage and low quiescent current in notebook computers while maintaining good noise, transient response, and ac- rejection specifications. improved supply-noise rejec- tion and transient response can be achieved by increasing the values of the input and output capaci- tors. use passive filtering techniques when operating from noisy sources. the max8794 load-transient response graphs (see the typical operating characteristics ) show two compo- nents of the output response: a dc shift from the output impedance due to the load-current change and the transient response. a typical transient response for a step change in the load current from -1.5a to +1.5a is 10mv. increasing the output capacitor? value and decreasing the esr attenuate the overshoot. pc board layout guidelines the max8794 requires proper layout to achieve the intended output power level and low noise. proper lay- out involves the use of a ground plane, appropriate component placement, and correct routing of traces using appropriate trace widths. refer to the max8794 evaluation kit for a layout example: 1) minimize high-current ground loops. connect the ground of the device, the input capacitor, and the output capacitor together at one point. 2) to optimize performance, a ground plane is essen- tial. use all available copper layers in applications where the device is located on a multilayer board. 3) connect the input filter capacitor less than 10mm from in. the connecting copper trace carries large currents and must be at least 2mm wide, preferably 5mm wide. 4) connect the backside pad to a large ground plane. use as much copper as necessary to decrease the thermal resistance of the device. in general, more copper provides better heatsinking capabilities. chip information transistor count: 3496 process: bicmos
max8794 low-voltage ddr linear regulator ______________________________________________________________________________________ 13 package information (the package drawing(s) in this data sheet may not reflect the most current specifications. for the latest package outline info rmation go to www.maxim-ic.com/packages .) 6, 8, &10l, dfn thin.eps
max8794 low-voltage ddr linear regulator maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 14 ____________________maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 2007 maxim integrated products is a registered trademark of maxim integrated products. package information (continued) (the package drawing(s) in this data sheet may not reflect the most current specifications. for the latest package outline info rmation go to www.maxim-ic.com/packages .) common dimensions symbol min. max. a 0.70 0.80 d 2.90 3.10 e 2.90 3.10 a1 0.00 0.05 l 0.20 0.40 pkg. code n d2 e2 e jedec spec b [(n/2)-1] x e package variations 0.25 min. k a2 0.20 ref. 2.00 ref 0.250.05 0.50 bsc 2.300.10 10 t1033-1 2.40 ref 0.200.05 - - - - 0.40 bsc 1.700.10 2.300.10 14 t1433-1 1.500.10 mo229 / weed-3 0.40 bsc - - - - 0.200.05 2.40 ref t1433-2 14 2.300.10 1.700.10 t633-2 6 1.500.10 2.300.10 0.95 bsc mo229 / weea 0.400.05 1.90 ref t833-2 8 1.500.10 2.300.10 0.65 bsc mo229 / weec 0.300.05 1.95 ref t833-3 8 1.500.10 2.300.10 0.65 bsc mo229 / weec 0.300.05 1.95 ref 2.300.10 mo229 / weed-3 2.00 ref 0.250.05 0.50 bsc 1.500.10 10 t1033-2 revision history pages changed at rev. 1: 1, 13
e nglish ? ???? ? ??? ? ??? what's ne w p roducts solutions de sign ap p note s sup p ort buy comp any me mbe rs m axim > p roduc ts > p ower and battery m anagement max8794 low-voltage ddr linear regulator low-cost, low-voltage ddr linear r egulator sources and sinks up to 3a peak (typ) using internal n-channel mosfets quickview technical documents ordering info more information all ordering information notes: other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales . 1. didn't find what you need? ask our applications engineers. expert assistance in finding parts, usually within one business day. 2. part number suffixes: t or t&r = tape and reel; + = rohs/lead-free; # = rohs/lead-exempt. more: see full data sheet or part naming c onventions . 3. * some packages have variations, listed on the drawing. "pkgc ode/variation" tells which variation the product uses. 4. devices: 1-2 of 2 m ax8794 fre e sam ple buy pack age : type pins footprint drawing code/var * te m p rohs/le ad-fre e ? m ate rials analys is max8794etb+ thin qfn (dual);10 pin;10 mm dwg: 21-0137i (pdf) use pkgcode/variation: t1033+1 * -40c to +85c rohs/lead-free: lead free materials analysis max8794etb+t thin qfn (dual);10 pin;10 mm dwg: 21-0137i (pdf) use pkgcode/variation: t1033+1 * -40c to +85c rohs/lead-free: lead free materials analysis didn't find what you need? next day product selection assistance from applications engineers parametric search applications help quickview technical documents ordering info more information des c ription key features a pplic ations /u s es key spec ific ations diagram data sheet a pplic ation n otes des ign guides e ngineering journals reliability reports software/m odels e valuation kits p ric e and a vailability samples buy o nline p ac kage i nformation lead-free i nformation related p roduc ts n otes and c omments e valuation kits doc ument ref.: 1 9 -0 5 8 4 ; rev 1 ; 2 0 0 7 -1 0 -3 1 t his page las t modified: 2 0 0 7 -1 0 -3 1 c ontac t us: send us an email c opyright 2 0 0 7 by m axim i ntegrated p roduc ts , dallas semic onduc tor ? legal n otic es ? p rivac y p olic y

▲Up To Search▲

Price & Availability of MAX8794ETBT

	To Download MAX8794ETBT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .